Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems

Matthew D. Sinclair, Johnathan Alsop, Sarita V. Adve University of Illinois @ Urbana-Champaign <u>hetero@cs.illinois.edu</u>

Matt's Future: AMD Research, University of Wisconsin

"Everyone (thinks they) can eeek" use relaxed atomics (RAts)



Correctness Health code violations:



Consistency is Complex

"If you think you understand quantum computers, it's because you don't. Quantum computing is actually *harder* than memory consistency models."

- Luis Ceze, video in ISCA '16 Keynote

Memory consistency: gold standard for complexity

Relaxed atomics add even more complexity

No Formal Specification for Relaxed Atomics


C++17 "specification" for relaxed atomics

- Races that don't order other accesses
- Implementations should ensure no "out-of-thin-air" «values are computed that circularly depend on their own "C++ (refaxed) atomics were the worst idea ever. I just spent days (and days) trying to get something to work. ... My example only has 2 addresses and 4 accesses, it shouldn't be this hard. Can you help?"

- Email from employee at major research lab

Formal specification for relaxed atomics is a longstanding problem

Why Use Relaxed Atomics?



But generally use simple, SW-based coherence
– Cost of staying away from relaxed atomics too high!

Our Approach

- Previous work
 - Goal: formal semantics for all possible relaxed atomics uses
 - Unsuccessful despite ~15 years of effort
- Insight: analyze how real codes use relaxed atomics
 - What are common uses of relaxed atomics?
 - Why do they work?
 - Can we formalize semantics for them?

Contributions

- Identified common uses of relaxed atomics
 - Work queues, event counters, ref counters, seqlocks, ...
- Data-race-free-relaxed (DRFrIx) memory model:
 - Sequentially consistent (SC) centric semantics + efficiency
- Evaluated benefits of using relaxed atomics
 - Up to 53% less cycles (33% avg), 40% less energy (20% avg)



Everyone can safely use RAts

Outline

- Motivation
- Background
- Data-race-free-relaxed
- Results
- Conclusion

Atomics Background

- Default: Data-race-free-0 (DRF0) [ISCA '90]
 - Identify all races as synchronization accesses (C++: atomics)

// each thread for i = 0:n

ADD R4, A[i], R1synch (atomic)ADD R5, B[i], R1synch (atomic)

- All atomics order data accesses
- Atomics order other atomics

...

...

 \Rightarrow Ensures SC semantics if no data races

Atomics Background (Cont.)

- Default: Data-race-free-0 (DRF0) [ISCA '90]
 - All atomics order data accesses
 - Atomics order other atomics
 - \Rightarrow Ensures SC semantics if no data races
- Data-race-free-1 (DRF1): unpaired atomics [TPDS '93]
 - + Unpaired atomics do not order data accesses
 - Atomics order other atomics
 - \Rightarrow Ensures SC semantics if no data races
- Relaxed atomics [PLDI '08]
 - + Do not order data or other atomics

 \Rightarrow But can violate SC and no formal specification

Outline

- Motivation
- Background
- Data-race-free-relaxed
- Results
- Conclusion


Identifying Relaxed Atomic Use Cases

- Our Approach
 - What are common uses of relaxed atomics?
 - Why do they work?
 - Can we formalize semantics for them?
- Contacted vendors, developers, and researchers




How do relaxed atomics work in Event Counters?

Event Counter




- Threads concurrently update counters
 - Read part of a data array, updates its counter

Event Counter (Cont.)



- Threads concurrently update counters
 - Read part of a data array, updates its counter
 - Increments race, so have to use atomics

Event Counter (Cont.)



- Threads concurrently update counters
 - Read part of a data array, updates its counter
 - Increments race, so have to use atomics

Commutative increments: order does not affect final result How to formalize?

Incorporating Commutativity Into DRFrIx

- New relaxed atomic category: commutative
- Formalism:
 - Accesses are commutative
 - Intermediate values must not be observed
- \Rightarrow Final result is always SC

What about the other use cases?

Incorporating Other Use Cases Into DRFrlx

Work Queues	Seqlocks
	Ref Counters
	Split Counters

Use Case	Category	Semantics
Work Queues	Unpaired	SC
Flags	Non-Ordering	
Event Counters Seqlocks	Commutative Speculative	Final result always SC
Ref Counters Split Counters	Quantum	SC-centric: non-SC parts isolated


Outline

- Motivation
- Background
- Data-race-free-relaxed
- Results
- Conclusion

Evaluation Methodology

- 1 CPU core + 15 GPU compute units (CU)
 - Each node has private L1, scratchpad, tile of shared L2
- Simulation Environment
 - GEMS, Simics, Garnet, GPGPU-Sim, GPUWattch, McPAT
- Study DRF0, DRF1, DRFrIx w/ GPU & DeNovo coherence
- Workloads
 - Microbenchmarks for each use case
 - Relaxed atomics help a little (Avg: 10% cycles, 5% energy)
 - Benchmarks with biggest RAts speedups on discrete GPU
 - UTS, PageRank (PR), Betweeness Centrality (BC)


Relaxed Atomics Applications – Execution Time



D0

- G0 = GPU coherence + DRF0
- G1 = GPU coherence + DRF1
- GRIx = GPU coherence + DRFrIx
 - = DeNovo coherence + DRF0
- D1 = DeNovo coherence + DRF1
 - DRIx = DeNovo coherence + DRFrIx


Relaxed Atomics Applications – Execution Time



Relaxed atomics reduce cycles up to ~50%

DeNovo increases reuse over GPU: 10% avg. for DRFrlx

Relaxed Atomics Applications – Energy



DeNovo's reuse reduces energy over GPU: 29% avg. for DRFrlx

Conclusion

- Cost of avoiding relaxed atomics too high
- Difficult to use correctly: no formal specification
- Insight: Analyze how real codes use relaxed atomics



DRFrlx: SC-centric semantics + efficiency

Everyone can safely use RAts