The following sections describe the instruction set, the processor microarchitecture, the cache and memory subsystem, and the multiprocessor interconnection network supported by RSIM.
