# **Stash: Have Your Scratchpad and Cache it Too**

Matthew D. Sinclair with: Rakesh Komuravelli, Johnathan Alsop, Muhammad Huzaifa, Maria Kotsifakou, Prakalp Srivastava, Sarita V. Adve, and Vikram S. Adve

> University of Illinois @ Urbana-Champaign hetero@cs.illinois.edu


# SoCs Need an Efficient Memory Hierarchy

- Energy-efficient memory hierarchy is essential
  - Heterogeneous SoCs use specialized memories
  - E.g., scratchpads, FIFOs, stream buffers, ...

	Scratchpad	Cache
Directly addressed: no tags/TLB/conflicts	✓	X
Compact storage: no holes in cache lines	✓	X

# **SoCs Need an Efficient Memory Hierarchy**


- Energy-efficient memory hierarchy is essential
  - Heterogeneous SoCs use specialized memories
  - E.g., scratchpads, FIFOs, stream buffers, ...



Directly addressed: no tags/TLB/conflicts	$\checkmark$	X
Compact storage: no holes in cache lines	$\checkmark$	X
Global address space: implicit data movement	X	✓
Coherent: reuse, lazy writebacks	X	$\checkmark$

Can specialized memories be globally addressable, coherent? Can we have our scratchpad and cache it too?

# Can We Have Our Scratchpad and Cache it Too?



- + Directly addressable
- + Compact storage



- + Global address space+ Coherent
- Make specialized memories globally addressable, coherent
  - Efficient address mapping
  - Efficient coherence protocol
- Focus: CPU-GPU systems with scratchpads and caches
  - Up to 31% less execution time, 51% less energy

# Outline


- Motivation
- Background: Scratchpads & Caches
- Stash Overview
- Implementation
- Results
- Conclusion

# **Global Addressability**

Scratchpads

#### Part of private address space: not globally addressable

⇒ Explicit movement, pollution, poor conditional accs support



- Cache
  - + Globally addressable: part of global address space

 $\Rightarrow$  Implicit copies, no pollution, support for conditional accesses

### **Coherence: Globally Visible Data**

#### • Scratchpads

#### - Part of private address space: not globally visible


 $\Rightarrow$  Eager writebacks and invalidations on synchronization

#### Cache

#### + Globally visible: data kept coherent

 $\Rightarrow$  Lazy writebacks as space is needed, reuse data across synch

### Stash – A Scratchpad, Cache Hybrid



# **Related Work**

- Caches:
  - Changing Data Layout [HPCA '99, SC '11]
  - Elide Tag Accesses [MICRO '13, ISPLED '14]
- Scratchpads:
  - Bypassing L1 cache [Southern Island '09]
  - Virtualizing Private Memories
    - [ISPLED '11, ISPLED '12, UC-B MS '09, TACO '12]


Scratchpads with DMA support [SC '11, PACT '14]

Compare stash to scratchpads with DMA support

# Outline

- Motivation
- Background: Scratchpads & Caches
- Stash Overview
- Implementation
- Results
- Conclusion


# Stash: Directly & Globally Addressable



- Like scratchpad: directly addressable (for hits)
- Like cache: globally addressable (for misses)
  - Implicit loads, no cache pollution

## **Stash: Globally Visible**


- Stash data can be accessed by other units
- Needs coherence support



- Like cache
  - Keep data around lazy writebacks
  - Intra- or inter-kernel data reuse on the same core

# Stash: Compact Storage

- Caches: cache line granularity storage ("holes" ⇒ waste)
  - Do not compact data




• Like scratchpad, stash compacts data

# Outline


- Motivation
- Background: Scratchpads & Caches
- Stash Overview
- Implementation
- Results
- Conclusion

## **Stash Software Interface**



- Software gives a mapping for each stash allocation
  - One map entry (instruction) per stash array per thread block
  - Map 2D non-contiguous global regions to stash

### **Stash Hardware**



# **Coherence Support for Stash**

- Stash data needs to be kept coherent
- Extend a coherence protocol for three features
  - Track stash data at word granularity
  - Capability to merge partial lines when stash sends data
  - Modify directory to record the modifier and stash-map ID
- We choose to extend the DeNovo protocol

- Simple, low overhead, hybrid of CPU and GPU protocols

# **DeNovo Coherence (1/2)**


#### Read hit – don't return stale data

- Before next parallel phase, selectively self-invalidates
  - Needn't invalidate data it accessed in previous phase
- Read miss Find one up-to-date copy
  - Before end of phase, write miss registers at "<del>directory</del>" registry
  - Shared LLC data arrays double as directory
    - Keep valid data or registered core ID
    - Stash extension: store map ID at registry

# **DeNovo Coherence (2/2)**

• Assume (for now): Private L1, shared L2; single word line

- Data-race freedom at word granularity




• Line-based DeNovo: word coherence, line address/transfer


# Outline

- Motivation
- Background: Scratchpads & Caches
- Stash Overview
- Implementation
- Results
- Conclusion


# **Evaluation**


- Simulation Environment
  - GEMS + Simics + Princeton Garnet N/W + GPGPU-Sim
  - Extend McPAT and GPUWattch for energy evaluations
- Workloads:
  - 4 microbenchmarks: implicit, reuse, pollution, on-demand
  - Heterogeneous workloads: Rodinia, Parboil, SURF
- 1 CPU Core (15 for microbenchmarks)
- 15 GPU Compute Units (1 for microbenchmarks)
- 32 KB L1 Caches, 16 KB Stash/Scratchpad







No explicit loads/stores












## **Evaluation (Microbenchmarks) – Energy**



### **Evaluation (Apps) – Execution Time**




# **Evaluation (Apps) – Execution Time**



- Source: implicit data movement
- Comparable to Scratchpad+DMA

# **Evaluation (Apps) – Energy**



Avg: 16% vs. Scratch, 32% vs. Cache (max: 30%, 51%)

# Conclusion

- Make specialized memories globally addressable, coherent
  - Efficient address mapping (only for misses)
  - Efficient software-driven hardware coherence protocol
- Stash = scratchpad + cache
  - Like scratchpads: Directly addressable and compact storage
  - Like caches: Globally addressable and globally visible
- Reduced execution time and energy
- Future Work:
  - More accelerators & specialized memories; consistency models